JPH0754812Y2 - 計測システム - Google Patents
計測システムInfo
- Publication number
- JPH0754812Y2 JPH0754812Y2 JP1723690U JP1723690U JPH0754812Y2 JP H0754812 Y2 JPH0754812 Y2 JP H0754812Y2 JP 1723690 U JP1723690 U JP 1723690U JP 1723690 U JP1723690 U JP 1723690U JP H0754812 Y2 JPH0754812 Y2 JP H0754812Y2
- Authority
- JP
- Japan
- Prior art keywords
- measurement
- bus
- control
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000005259 measurement Methods 0.000 claims description 64
- 239000000872 buffer Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000002411 adverse Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Landscapes
- Testing Or Calibration Of Command Recording Devices (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1723690U JPH0754812Y2 (ja) | 1990-02-22 | 1990-02-22 | 計測システム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1723690U JPH0754812Y2 (ja) | 1990-02-22 | 1990-02-22 | 計測システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH03109124U JPH03109124U (en]) | 1991-11-08 |
JPH0754812Y2 true JPH0754812Y2 (ja) | 1995-12-18 |
Family
ID=31520465
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1723690U Expired - Fee Related JPH0754812Y2 (ja) | 1990-02-22 | 1990-02-22 | 計測システム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0754812Y2 (en]) |
-
1990
- 1990-02-22 JP JP1723690U patent/JPH0754812Y2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH03109124U (en]) | 1991-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5339395A (en) | Interface circuit for interfacing a peripheral device with a microprocessor operating in either a synchronous or an asynchronous mode | |
US4716527A (en) | Bus converter | |
JP2004110785A (ja) | メモリコントローラ | |
JPH05204820A (ja) | マイクロプロセッサ、処理システム、およびバスインタフェース | |
US5442775A (en) | Two clock microprocessor design with stall | |
US5253358A (en) | Cache memory expansion and transparent interconnection | |
US6504854B1 (en) | Multiple frequency communications | |
JPH0754812Y2 (ja) | 計測システム | |
US5742842A (en) | Data processing apparatus for executing a vector operation under control of a master processor | |
US7609192B1 (en) | Control of analog to digital conversion for analog I/O boards | |
KR920002830B1 (ko) | 다이렉트 메모리 액세스 제어장치 | |
US6751160B1 (en) | Memory control with burst-access capability | |
EP0436211B1 (en) | Apparatus enabling observation of internal memory-mapped registers | |
JP3165598B2 (ja) | 先入先出メモリのバスインタフェース装置 | |
JPH0140432B2 (en]) | ||
JP2536912B2 (ja) | バス制御方式 | |
JP2534321B2 (ja) | デ―タ転送制御方法及び装置 | |
JP3201439B2 (ja) | ダイレクト・メモリ・アクセス・制御回路 | |
JP2574821B2 (ja) | ダイレクトメモリアクセス・コントローラ | |
JPS61161560A (ja) | メモリ装置 | |
JPS61237145A (ja) | ストアバツフアの制御方式 | |
JPH08106338A (ja) | マイクロコントローラ | |
JPS5841524B2 (ja) | 入出力制御方式 | |
US5517653A (en) | Semiconductor integrated circuit device which controls the activation of a microprogram and the start address | |
SU1501156A1 (ru) | Устройство дл управлени динамической пам тью |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |